

Contents

Chapter 1 Introduction	1
1 Hardware Description Languages	1
2 The Verilog Family of Languages.....	2
3 Mixed-Signal Simulators	5
4 Applications of Verilog-AMS	8
4.1 Component Modeling	8
4.2 Test Benches	10
4.3 Simulation Acceleration	10
4.4 Mixed-Signal Design	11
4.5 Top-Down Design.....	11
Chapter 2 Top-Down Design	13
1 Mixed-Signal Design Productivity.....	13
2 Traditional Approaches to Mixed-Signal Design	16
2.1 Bottom-Up Design.....	17
2.2 Moving to Top-Down Design	17
3 Principles of Top-Down Design.....	19
3.1 A Shared Design Representation	20
3.2 Every Change is Verified	21
3.3 Verification Planning	22
3.4 Multiple Passes	23
3.5 Executable Specifications and Plans.....	23
4 A Rigorous Top-Down Design Process	24
4.1 Simulation and Modeling Plans.....	24
4.2 System-Level Verification.....	26
4.3 Mixed-Level Simulation	27
4.4 Bottom-Up Verification	28
4.5 Final Verification	29
4.6 Test.....	30
5 Further Benefits of Top-Down Design.....	30
5.1 Improves Communications Between Engineers	30
5.2 Improves Productivity	30
5.3 Improves Ability to Handle Complex Designs	31
5.4 Allows Parallel Execution of Design Tasks	31
5.5 Supports IP Reuse.....	31

6	Final Words on Top-Down Design.....	32
Chapter 3 Analog Modeling		35
1	Resistor.....	35
1.1	Capacitor.....	39
1.2	Inductor.....	40
1.3	Voltage and Current Sources.....	41
2	A Simple Circuit	41
2.1	Conservative Systems	46
3	Motor.....	50
3.1	Natures and Disciplines	51
4	Junction Diode	54
4.1	Junction Diode with Series Resistor	58
4.2	Probes and Sources	60
4.3	Series and Parallel RLC	63
5	Resistive Port	65
6	Relay	67
6.1	Non-Ideal Relay	69
6.2	Ideal Mechanical Stop	71
6.3	Ideal Diode.....	73
7	Voltage-Controlled Oscillator	73
8	Periodic Sample and Hold.....	77
8.1	Smoothing the Output.....	79
9	Time Interval Measurement	80
10	Analog to Digital Converter.....	84
11	Digital to Analog Converter	87
12	Lossy Inductor.....	88
13	Tolerances	94
14	Elements of Style	96
Chapter 4 Mixed-Signal Modeling		99
1	Mixed Signal Models	99
2	Modeling Discrete Behavior	100
2.1	Language Basics	100
2.2	Integers and Reals	109
3	Modeling Mixed-Signal Behavior.....	111
3.1	Analog and Digital Contexts.....	113
3.2	From Digital to Analog.....	115
3.3	From Analog to Digital.....	118
4	Structural Verilog-AMS	121
4.1	Connecting Analog and Digital	122
4.2	Discipline Resolution.....	123
4.3	Automatic Connect Module Insertion.....	128
4.4	Modeling Connect Modules.....	131

Chapter 5 Language Reference	149
1 Basics	149
1.1 Comments	149
1.2 Identifiers	149
1.3 Keywords	150
1.4 Compiler Directives	151
2 Data Types	152
2.1 Constants	152
2.2 Variables	155
2.3 Parameters	157
2.4 Natures and Disciplines	159
2.5 Ports, Nets, and Nodes	164
2.6 Branches	167
3 Signals	167
3.1 Continuous-Time Signal Access	168
3.2 Contributions	169
4 Expressions	172
4.1 Operators	172
4.2 Functions	172
4.3 Mathematical Functions	175
4.4 Logical Functions	175
4.5 Environment Functions	175
4.6 Analog Operators	177
4.7 Thresholding Functions	188
4.8 Limiting Functions	188
4.9 Small-Signal Stimulus Functions	189
4.10 User-Defined Functions	190
5 System Functions and Tasks	190
5.1 Simulator Interface	190
5.2 Display Tasks	191
5.3 File Operation Tasks	193
5.4 Random Numbers	194
6 Analog Behavior	195
6.1 Analog Processes	196
6.2 Procedural Blocks	196
6.3 Assignments	198
6.4 Contributions	198
6.5 Conditionals	200
6.6 Iterators	202
6.7 User-Defined Analog Functions	204
6.8 Analog Events	204
7 Discrete-Event Behavior	208
7.1 Initial and Always Processes	209
7.2 Procedural Blocks	209

7.3	Concurrent Blocks	211
7.4	Assignments.....	212
7.5	Nets and Registers	215
7.6	Timing Control.....	216
7.7	Conditionals	220
7.8	Iterators	220
7.9	User-Defined Functions and Tasks	220
8	Mixed Behavior.....	222
8.1	Discrete-Event Values in an Analog Process.....	223
8.2	Discrete Events in an Analog Process	225
8.3	Continuous-Time Values in an Initial or Always Process.....	225
8.4	Continuous Events in an Initial or Always Process	225
8.5	Calling Functions.....	226
9	Hierarchy.....	226
9.1	Modules	226
9.2	Instantiation	227
9.3	Gate-Level Descriptions	229
9.4	Hierarchical Names.....	230
9.5	Mixed Signal Structure	233
10	Other Features of Verilog-HDL	234
	Appendix A Compatibility	235
1	Verilog-HDL Compatibility	235
2	SPICE Compatibility	236
2.1	Scope of Compatibility	236
2.2	Accessing SPICE Objects from Verilog-A/MS	237
2.3	Preferred Primitive, Parameter and Port Names	239
2.4	Other Issues.....	241
3	Spectre Compatibility	241
3.1	Using Verilog-A with Spectre.....	241
3.2	Accessing Spectre Objects from Verilog-A	244
3.3	Spectre's Implementation of Verilog-A	247
4	AMS Designer Compatibility	248
4.1	Using Verilog-AMS with AMS Designer.....	249
4.2	Referencing SPICE.....	257
4.3	Referencing VHDL-AMS	257