Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Sep 27
th
, 2024, 2:25am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
Circuit Simulators
› Hspice capacitance calculation error
‹
Previous topic
|
Next topic
›
Pages: 1
Hspice capacitance calculation error (Read 2312 times)
Analog_Designer
New Member
Offline
Posts: 9
Egypt
Hspice capacitance calculation error
Nov 01
st
, 2012, 1:03am
Hello!
I'm working with the 65nm technology. While i was characterizing the technology by calculating the extrinsic capacitance i got the following probelm:
In the operating point output file the values for cgtot differs from that calculated at the same bias while doing the sweep on vgs.
It's, not only, the cgtot that differs but also all the capacitance values are different in the operating point file than that i get from the vgs sweep.
Any suggestions?
Thanks in advance.........
Ibrahim
Back to top
figures.rar
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: Hspice capacitance calculation error
Reply #1 -
Nov 1
st
, 2012, 3:05am
what do you mean by same bias, while doing .op, you will set some current and Vgs, but while sweeping vgs you can't maintain same current and if you maintain same current Vgs should change.
Thanks,
Raj.
Back to top
IP Logged
Analog_Designer
New Member
Offline
Posts: 9
Egypt
Re: Hspice capacitance calculation error
Reply #2 -
Nov 1
st
, 2012, 3:35am
The same bias means the same vgs and vds by letting the cursor refer to the same vgs and the vds is constant
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
»» Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.