


I am having a problem with designing a simple common source amplifier. The design meets the specs only at the nominal bias point, but when I plot the gain ( $dV_{out}/dV_{in}$ ) vs  $V_{in}$  I get a really strange curve that is shown below. Below is the design example and how I approached it.

“Design an NMOS common-source stage driving a 1pF load with 500MHz unity-gain bandwidth. Choose a sufficiently long L to achieve an open-loop gain of at least 30 for output voltages between 0.3V and 0.9V and minimize the power dissipation of the circuit. Determine the device width and bias current, and verify the gain and bandwidth with SPICE. Also, plot the small-signal gain  $a_{v0}=dV_o/dV_i$  as a function of the output DC level.”

First of all I decided that a  $V_{dsat}$  of 120mV is good for this design because simulations show that this is the voltage where the  $f_t \cdot g_m / I_D$  peaks.



The  $g_m$  can be decided according to the unity gain bandwidth spec :


$$g_m = 2\pi f_u C_L = 2\pi * 500M * 1pF = 3.14mS$$

From  $g_m$  and  $V_{dsat}$  I can determine the current :

$$I_D = g_m V_{dsat} / 2 = 188.4\mu A$$


Now I need to know the value of L that satisfies the gain/swing spec :

I first used the current density chart to see the value of W/L that gives the Vdsat and Id I want.  
W/L= 101.8 approximately.




Id/W vs Vdsat

I then turned on to a test bench that shows me the  $g_{mro}$  vs  $V_{ds}$  of the transistor. I start by  $L=0.12\mu$  and keep increasing it until I find the suitable  $L$ .  $L=0.3\mu$   $W=30.54\mu$  was more than enough.





Test bench : the opamp is used to set the value of  $V_{gs}$  that keeps the current of the transistor equal to the desired current.



gmro(intrinsic gain) vs Vds


After that I put the transistor into the circuit shown below and plot  $g_m$  vs  $V_{gs}$  to determine the suitable bias point. The bias point where  $g_m$  &  $V_{dsat}$  are as needed is at 345.612mV.





gm vs Vgs


When I plot the gain vs frequency, the specs are met as shown.




But the problem comes when I plot  $V_{out}$  vs  $V_{in}$  because I get the strange curve as shown. And when I plot  $(dV_{out}/dV_{in})$  vs  $V_{in}$  I get a stranger curve.

I will repeat the plots 2 times : once with an ideal current source and the other with a pmos current source load.

#### Ideal Current Source :




Vout vs Vin (notice how strange it is)




Av vs Vin






Av vs Vout ( although the curve is all filled with break points, it meets the spec but it also exceeds it by far ; a gain of 116 at 300mv although I designed it to have a gain for only 30-40 at that point)


With transistor load :



Vout vs Vin (notice how the curve is shifted to the left)



Av vs Vin



Av vs Vout ( again the specs are met but at 300mv I have a gain of 80 and not 30-40 as I designed it). Also notice how the curve isn't smooth as it should be at all.

Please I want to know what is the problem. Thanks