Simulating the Phase Noise Contribution of the Divider in a Phase Lock Loop

Manolis Terrovitis
Atheros Communications

Version 1, 23 May 2003

Describes a process for determining the amount of phase noise contributed to the output of a PLL-based frequency synthesizer by the frequency divider.
Consider the PLL shown in Figure 1 that multiplies the reference frequency by $M$. We want to simulate the contribution of part of the divider, for example the first divide-by-$n$, to the output phase noise.

The VCO oscillates at frequency $f_{\text{vco}}$ and the divider output is a periodic waveform of frequency $f_{\text{vco}}/n$, as shown in Figure 2. The next stage is usually triggered by one of the two edges of this waveform, either the rising or the falling, and for this reason only this edge deserves further attention. More specifically we consider that the next stage is triggered when the divider output crosses some threshold voltage $V_{\text{th}}$, which for CMOS gates is usually close to half of the supply voltage. Because of device noise and possibly from interference from other on chip signals the edge of interest is noisy, that is it triggers the next stage at some time instant different than the ideal. This time error is a discrete time random process, and we will denote its power spectral density (PSD) with $S_V(f_{\text{vco}}/n(f))$.

The divide-by-$n$ is a periodically-time-varying circuit and can be simulated with SpectreRF. PSS analysis with fundamental frequency $f_{\text{vco}}/n$ can be used to find the steady state waveforms, and the new strobed PNoise analysis can be used to find the noise in terms of voltage at the time instant that the edge of interest of the output waveform crosses the threshold voltage $V_{\text{th}}$. SpectreRF provides the PSD of this discrete time random process with voltage units, which will be denoted here with $S_V(f_{\text{vco}}/n(f))$. The PSD of the time error is related to the voltage error PSD as follows.
\[ S_{t/f_{\text{vco}}/n}(f) = \frac{1}{\lambda^2} S_{V_{\text{vco}}/n}(f) \]  

(1)

where \( \lambda \) is the slope of the divide-by-\( n \) output at the instant that it crosses \( V_{\text{th}} \), and it can be measured from the divider output waveform

\[
\lambda = \left. \frac{dV_{\text{out}}}{dt} \right|_{V_{\text{out}} = V_{\text{th}}}
\]  

(2)

Typically \( S_{t/f_{\text{vco}}/n}(f) \) and \( S_{V_{\text{vco}}/n}(f) \) have a white noise part and a low frequency noise part above the white noise that is caused by device flicker noise, as shown in Figure 3

\[ S_{V_{\text{vco}}/n}(f) = S_{\text{lf}}(f) + S_{\text{w}}(f) \]  

(3)

These PSDs are periodic in frequency with period \( f_{\text{vco}}/n \). Because they are also even functions of frequency, only the part up to \( f_{\text{vco}}/(2n) \) for positive frequencies is shown in Figure 3.

The signal at the output of the divide-by-\( n \) is further divided by \( M/n \) to form the feedback signal at the input of the loop.

In general, division by \( K \) in the time domain means that one of every \( K \) edges is being transferred to the output and \( K - 1 \) are being swallowed. This undersampling in the time domain is folding in the frequency domain. In the general case

\[ S_{\text{out}}(f) = \sum_{i=0}^{K-1} S_{\text{in}}\left(f - \frac{i}{KT_{\text{in}}}\right) \]  

(4)

where \( S_{\text{in}}(f) \) and \( S_{\text{out}}(f) \) represent the PSD of the timing error at the input and the output of the divider and \( T_{\text{in}} \) is the period of the input signal.

Applying (4), the PSD of the noise signal \( S_{t/f_{\text{vco}}/M}(f) \) at the input of the loop at frequency \( f_{\text{vco}}/M \) can be calculated. The phase noise at the input signal is:
Simulating the Phase Noise Contribution of the Divider in a Phase Lock Loop

The corresponding in band phase noise at the PLL output is

\[ S_{\phi,f_{\text{vco}}/M}(f) = \left( \frac{2\pi}{MT_{\text{vco}}} \right)^2 S_{\phi,f_{\text{vco}}/M}(f) \]  

(5)

The corresponding in band phase noise at the PLL output is

\[ S_{\phi,f_{\text{vco}}}(f) = M^2 S_{\phi,f_{\text{vco}}/M}(f) = \left( \frac{2\pi}{T_{\text{vco}}} \right)^2 S_{\phi,f_{\text{vco}}/M}(f) \]  

(6)

Depending on the relation between the corner frequency \( f_c \) at which \( S_{l}(f) \) and \( S_{w}(f) \) intersect and the reference frequency of the PLL, the low frequency part is usually not subject to aliasing from the folding described by (4). Therefore, denoting the PSDs of the low frequency noise with “lf”

\[ S_{l,f_{\text{vco}}/M}(f) = S_{l,f_{\text{vco}}/n}(f) \]  

(7)

and

\[ S_{\phi,l,f_{\text{vco}}}(f) = \left( \frac{2\pi f_{\text{vco}}}{\lambda} \right)^2 S_{l}(f) \]  

(8)

The white noise part however is being aliased and as a result the magnitude of the PSD of the divided signal is being increased by the divide ratio \( M/n \), or

\[ S_{w,l,f_{\text{vco}}/M}(f) = (M/n) S_{w,l,f_{\text{vco}}/n}(f) \]  

(9)

where the superscript “w” denotes the white noise part. The corresponding output phase noise is

\[ S_{\phi,w,l,f_{\text{vco}}}(f) = \left( \frac{2\pi f_{\text{vco}}}{\lambda} \right)^2 \left( \frac{M}{n} S_{w}(f) + S_{l}(f) \right) \]  

(10)

Finally, the total output phase noise is

\[ S_{\phi,f_{\text{vco}}}(f) = \left( \frac{2\pi f_{\text{vco}}}{\lambda} \right)^2 \left( \frac{M}{n} S_{w}(f) + S_{l}(f) \right) \]  

(11)

The same approach can be applied to find the phase noise contribution of other circuits in the feedback path and the input of the loop, such as clock buffers and the phase frequency detector.

If you have questions about what you have just read, feel free to post them on the Forum section of The Designer’s Guide website. Do so by going to www.designers-guide.org/Forum.