JEDEC STANDARD

Interface Standard for Nominal 3 V/3.3 V Supply Digital Integrated Circuits

JESD8C
(Revision of JESD8-B, September 1999)

JUNE 2006

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or call (703) 907-7559 or www.jedec.org

Published by
©JEDEC Solid State Technology Association 2006
2500 Wilson Boulevard
Arlington, VA 22201-3834

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to the current Catalog of JEDEC Engineering Standards and Publications online at http://www.jedec.org/Catalog/catalog.cfm

Printed in the U.S.A.
All rights reserved
PLEASE!

DON’T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
2500 Wilson Boulevard
Arlington, Virginia 22201-3834
or call (703) 907-7559
INTERFACE STANDARD FOR NOMINAL 3 V/3.3 V SUPPLY DIGITAL INTEGRATED
CIRCUITS CONTENTS

Contents

1 Scope 1

2 Standard Specifications 1
  2.1 Absolute Maximum Ratings 1
  2.2 Recommended Operating Conditions 2
  2.3 DC Electrical Characteristics 2
  2.4 Optional DC electrical characteristics for Schmitt trigger operation 3

3 Test conditions for optional Schmitt trigger operation 4

4 Background 5
  4.1 Requirements for Scaling 5
  4.2 LVTTL Compatibility 5
  4.3 LVCMOS Compatibility 6
  4.4 Meeting Standard 8C Requirements 6
  4.5 Exceeding Standard 8C Requirements 6

Annex A Differences between JESD8C and JESD8B 7

Tables
1 Recommended operating conditions 2
2 LVTTL & LVCMOS input specifications 2
3 LVTTL output specifications 2
4 LVCMOS output specifications 3
5 Input/Output Specification 3
6 Input/Output Specification 4

Figures
1 DC characteristic measurement circuit of Schmitt trigger input 4
1 Scope

This standard (a replacement of JEDEC Standards 8, 8-1, 8-1A, and 8B) defines dc interface parameters for a family of digital circuits operating from a power supply of nominal 3 V/3.3 V and driving/driven by parts of the same family. Clause 2 describes normal DC electrical characteristics and clause 2.4 (added by revision C) describes the optional characteristics for Schmitt trigger operation. The specifications in this standard represent a minimum set, or ‘base line’ set, of interface specifications for LVTTL compatible and LVCMOS compatible circuits.

Conversion to this standard will not occur at any specific time. Instead, manufacturers forced to reduce operating voltages for any of the reasons summarized in clause 4 should convert to this ‘base line’ standard as a basis for their designs to ensure compatibility in a nominal 3 V/3.3 V power supply environment.

The purpose is to develop a standard of specifications to provide for uniformity, multiplicity of sources, elimination of confusion, and ease of device specification and design.

2 Standard specifications

All voltages listed are referenced to ground (0 V) except where noted.

2.1 Absolute maximum ratings (Notes 1 & 2)

Supply Voltage: $V_{DD}$ ..........................................................-0.5 V to 4.6 V
DC input Voltage: $V_I$ ..........................................................-0.5 V to $V_{DD} + 0.5$ V (≤ 4.6 V max.)
DC Output Voltage: $V_O$ ..........................................................-0.5 V to $V_{DD} + 0.5$ V (≤ 4.6 V max.)
DC Input Current: $I_I$ at $V_I < 0$ V or $V_I > V_{DD}$ ..........................................................±20 mA
DC Output Current $I_O$ at $V_O < 0$ V or $V_O > V_{DD}$ ..........................................................±20 mA

NOTE 1 Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions or at any other condition beyond those indicated in the operational sections of this standard is not implied.

NOTE 2 $I_I$ is for any single input and $I_O$ is for any single output.
2 Standard specifications (cont’d)

2.2 Recommended operating conditions

Table 1 — Recommended operating conditions

<table>
<thead>
<tr>
<th>Power supply range</th>
<th>Symbol</th>
<th>Narrow Range</th>
<th>Normal Range</th>
<th>Extended Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nominal supply voltage</td>
<td>$V_{DD}$</td>
<td>3.3 V</td>
<td>3.3 V</td>
<td>3.0 V</td>
</tr>
<tr>
<td>Power supply voltage</td>
<td>$V_{DD}$</td>
<td>3.15 V to 3.45 V</td>
<td>3.0 V to 3.6 V</td>
<td>2.7 V to 3.6 V</td>
</tr>
<tr>
<td>Operating temperature</td>
<td>$T_A$</td>
<td>See Note</td>
<td>See Note</td>
<td>See Note</td>
</tr>
</tbody>
</table>

NOTE As specified by manufacturer to be Commercial, Industrial and/or Military grade.

2.3 DC electrical characteristics

All specifications in the following tables apply across the operating temperature range.

Table 2 — LVTTL & LVCMOS input specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test condition (note 1)</th>
<th>MIN</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IH}$</td>
<td>Input High Voltage</td>
<td>$V_{OUT} \geq V_{OH (min)}$ or $V_{OUT} \leq V_{OL (max)}$</td>
<td>2</td>
<td>$V_{DD}+0.3$ V</td>
<td>V</td>
</tr>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage</td>
<td>$V_{IN} = 0$ V or $V_{IN} = V_{DD}$ (Note 2)</td>
<td>-0.3</td>
<td>0.8 V</td>
<td>V</td>
</tr>
<tr>
<td>$I_{IN}$</td>
<td>Input Current</td>
<td></td>
<td>±5</td>
<td>μA</td>
<td></td>
</tr>
</tbody>
</table>

3.0 V nominal supply: $V_{DD (min)} = 2.7$ V and $V_{DD (max)} = 3.6$ V
3.3 V nominal supply: $V_{DD (min)} = 3.0$ V and $V_{DD (max)} = 3.6$ V
3.3 V nominal supply: $V_{DD (min)} = 3.15$ V and $V_{DD (max)} = 3.45$ V

NOTE 1 For conditions shown as ‘min or ‘max’, use the appropriate value shown in Tables 3 and 4.

NOTE 2 Excluding common Input/Output terminals.

Table 3 — LVTTL output specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test condition</th>
<th>MIN</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{OH}$</td>
<td>Output High Voltage</td>
<td>$V_{DD} = \text{min}, I_{OH} = -2$ mA</td>
<td>2.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{OL}$</td>
<td>Output Low Voltage</td>
<td>$V_{DD} = \text{min}, I_{OL} = 2$ mA</td>
<td>0.4</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

3.3 V nominal supply: $V_{DD (min)} = 3.0$ V and $V_{DD (max)} = 3.6$ V
3.3 V nominal supply: $V_{DD (min)} = 3.15$ V and $V_{DD (max)} = 3.45$ V
2 Standard specifications (cont’d)

2.3 DC electrical characteristics (cont’d)

Table 4 — LVCMOS output specifications

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test condition</th>
<th>MIN</th>
<th>MAX</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>V_DD = min, I_OH = -100 µA</td>
<td>V_DD - 0.2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>V_DD = min, I_OL = 100 µA</td>
<td>0.2</td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

3.0 V nominal supply: V_DDD(min) = 2.7 V and V_DDD(max) = 3.6 V
3.3 V nominal supply: V_DDD(min) = 3.0 V and V_DDD(max) = 3.6 V
3.3 V nominal supply: V_DDD(min) = 3.15 V and V_DDD(max) = 3.45 V

2.4 Optional DC electrical characteristics for Schmitt trigger operation

2.4.1 Optional Schmitt trigger operation - Normal range

Table 5 — Input/Output Specification [V_DDD(min) = 3.0 V and V_DDD(max) = 3.6 V]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Condition</th>
<th>MIN</th>
<th>MAX</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_DD</td>
<td>Supply Voltage</td>
<td>---</td>
<td>3.0</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>Vt+ (Vp)</td>
<td>Positive Going Threshold Voltage</td>
<td>V_OUT ≥ V_OH(min)</td>
<td>0.9 V_DD</td>
<td>2.1</td>
<td>V</td>
</tr>
<tr>
<td>Vt- (Vn)</td>
<td>Negative Going Threshold Voltage</td>
<td>V_OUT ≤ V_OL(max)</td>
<td>0.7 V_DD</td>
<td>1.9</td>
<td>V</td>
</tr>
<tr>
<td>Vh (ΔVt)</td>
<td>Hysteresis Voltage</td>
<td>Vt+ - Vt-</td>
<td>0.2 V_DD</td>
<td>1.4</td>
<td>V</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>I_OH = -100 µA</td>
<td>V_DDP-0.2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>I_OH = -2 mA</td>
<td>2.4 V_DDP</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>I_OL = 100 µA</td>
<td>0.2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>I_OL = 2 mA</td>
<td>0.4</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE 1 V_DD of the sending and receiving devices must track within 0.1V to maintain adequate dc margins.
NOTE 2 For Vt+ (Vp) and Vt- (Vn), V_DD refers to the receiving device. For VOH and VOL, V_DD refers to the sending device.
NOTE 3 Operating temperature range as specified by manufacturer to be Commercial, Industrial and/or Military.
2.4 Optional DC electrical characteristics for Schmitt trigger operation (cont’d)

2.4.2 Optional Schmitt trigger operation – Extended range

Table 6 — Input/Output Specification [V_{DD (min)} = 2.7 V and V_{DD (max)} = 3.6 V]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Condition</th>
<th>MIN</th>
<th>MAX</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{DD}</td>
<td>Supply Voltage</td>
<td>---</td>
<td>2.7</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>V_{tp} (V_{p})</td>
<td>Positive Going Threshold Voltage</td>
<td>V_{OUT} ≥ V_{OH (min)}</td>
<td>0.9 V_{DD}</td>
<td>2.1 V</td>
<td></td>
</tr>
<tr>
<td>V_{tn} (V_{n})</td>
<td>Negative Going Threshold Voltage</td>
<td>V_{OUT} ≤ V_{OL (max)}</td>
<td>0.7 V_{DD}</td>
<td>1.9 V</td>
<td></td>
</tr>
<tr>
<td>V_{h (ΔV_{t})}</td>
<td>Hysteresis Voltage</td>
<td>V_{tp} - V_{tn}</td>
<td>0.2 V_{DD}</td>
<td>1.4 V</td>
<td></td>
</tr>
<tr>
<td>V_{OH}</td>
<td>Output High Voltage</td>
<td>I_{OH} = -100 µA</td>
<td>V_{DD-0.2}</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_{OL}</td>
<td>Output Low Voltage</td>
<td>I_{OL} = 100 µA</td>
<td>0.2</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

NOTE 1 V_{DD} of the sending and receiving devices must track within 0.1V to maintain adequate dc margins.

NOTE 2 For V_{tp} (V_{p}) and V_{tn} (V_{n}), V_{DD} refers to the receiving device. For V_{OH} and V_{OL}, V_{DD} refers to the sending device.

NOTE 3 Operating temperature range as specified by manufacturer to be Commercial, Industrial and/or Military.

3 Test conditions for optional Schmitt trigger operation

3.1 Positive Going Threshold Voltage: V_{tp} (V_{p})

As the input signal is raised from a ground level in the measurement circuit shown in Figure 1, the input voltage value at which the output logic changed is determined as V_{tp} (V_{p}).

3.2 Negative Going Threshold Voltage: V_{tn} (V_{n})

As the input signal is dropped from a power supply voltage level in the measurement circuit shown in Figure 1, the input voltage value at which the output logic changed is determined as V_{tn} (V_{n}).

![Figure 1 — DC characteristic measurement circuit of Schmitt trigger input](image-url)
4 Background

4.1 Requirements of scaling

To obtain better performance and higher density, semiconductor technologists are reducing the vertical and horizontal dimensions of integrated device structures. If constant supply voltages and interface levels are maintained, on-chip electric fields will increase and higher system level slew rates will lead to increased electromagnetic interference and device-induced noise such as ground bounce. Additionally, with increasing numbers of on-chip functions, on-chip power dissipation may increase. All these factors - increased electric fields, electromagnetic interference, device-induced noise and power dissipation - lead to reduced reliability at the chip and system level. Thus, to continue the semiconductor scaling trend, a reduction of chip power supply voltage will be required. This JEDEC Standard will ease the transition from the existing 5 V ± 10% TTL standard by achieving agreement among the manufacturers and users.

4.2 LVTTL compatibility

One justification for revising JEDEC Standard Nos. 8 and 8-1 is to maintain TTL compatibility with adequate noise margins. In addition, this standard is intended for components at all levels of integration. This will include memories, microprocessors, peripherals, standard logic functions, gate arrays, and programmable logic circuits. No preference for any implementation technology is implied.

Table 3 is intended to be ‘LVTTL-compatible’ in the sense that the output logic 1 (VOH) and output logic 0 (VOL) levels have been specified at the same voltage levels that have been commonly recognized as logic 1 and logic 0 in the 5-V environment. Devices that meet the specifications in Tables 2 and 3 can generally be expected to drive 5-V “TTL-compatible” components. However, while 5-V “TTL-compatible” components should be able to meet the minimum input logic switching levels (VIH and VIL) of compounds that meet this standard, the logic-1 output voltage of many 5-V compendiums will exceed the maximum input voltage of a Standard 8C compliant device. Depending on the technology and circuit implementation, the 5-V “TTL-compatible” components may drive their outputs anywhere from about 3 V to the VDD supply level into a high-impedance load.

**CAUTION:** Before connecting a 5-V component to a 3-V or 3.3-V component, always check to be sure that the maximum VOH of the 5-V device does not exceed the specified VIH maximum of the 3-V or 3.3-V device under the anticipated operating conditions.
4 Background (cont’d)

4.3 LVCMOS compatibility

Components designed to meet the output requirement described in Table 4 of this standard are said to be “LVCMOS-compatible” because they are required to swing rail to rail under light dc load conditions in the manner commonly expected of “CMOS I/O” components. This feature facilitates the design of systems for minimum static power consumption.

In regard to CMOS input compatibility, Standard No. 8C components can also be said to be “CMOS-compatible” because:

1) The minimum $V_{IH}$ for Standard 8C components is 2 V over the operating voltage range. Under the worst-case conditions for $V_{IH}$, i.e., at $V_{DD} = \text{max}$, a $V_{IH}$ of 2 V is lower than the traditional CMOS $V_{IH}$ of $0.7 \times V_{DD}$. The minimum guaranteed logic-1-level noise margin is $0.5 \ V$ ($2.7 \ V - 0.2 \ V - 2.0 \ V$) over the extended power supply range, $0.8 \ V$ ($3.0 \ V - 0.2 \ V - 2.0 \ V$) over the normal supply range, and $0.95 \ V$ ($3.15 \ V - 0.2 \ V - 2.0 \ V$) over the narrow supply range.

2) The maximum $V_{IL}$ for components in this document is 0.8 V. Under the worst-case conditions for $V_{IL}$, i.e., at $V_{DD} = \text{min}$, a $V_{IL}$ of 0.8 V is higher than the traditional CMOS $V_{IL}$ of $0.2 \times V_{DD}$. The minimum guaranteed logic-0-level noise margin is $0.6 \ V$ ($0.8 \ V - 0.2 \ V$) over the power supply ranges.

Therefore in all cases, Standard 8C compliant components exceed the traditional “CMOS I/O” logic level requirements.

4.4 Meeting Standard 8C requirements

Components that meet the requirements of this standard shall meet the input specifications described in Table 2. Components are “LVTTL-compatible” if they meet the output specifications described in Table 3. Components are “LVCMOS-compatible” if they meet the output specifications described in Table 4. A component manufacturer may specify a device that meets both output specifications described in Tables 3 and 4.

4.5 Exceeding Standard 8C requirements

Components may be specified in such a way as to exceed the requirements set forth in this standard. Such components may be said to “meet or exceed the requirements of JEDEC Standard No. 8C”.

EXAMPLES

1 A component manufacturer of a 3.3-V device may specify a device to tolerate a 12-V signal as a logic high input, exceeding the Table 1 requirement that a 3.3-V device operate with $V_{IH} (\text{max})$ of $V_{DD} + 0.3 \ V$.

2 A 3.3-V device may be specified to meet the Table 3 output logic levels while driving a considerably heavier 20-mA load, thus exceeding the minimum 2-mA output drive current requirement.
Annex A  Differences between JESD8C and JESD8B

This table briefly describes most of the changes made to entries that appear in this standard, JESD8C, compared to its predecessor, JESD8B (September 1999). If the change to a concept involves any words added or deleted (excluding deletion of accidentally repeated words), it is included. Some punctuation changes are not included.

<table>
<thead>
<tr>
<th>Page</th>
<th>Description of change</th>
</tr>
</thead>
<tbody>
<tr>
<td>All</td>
<td>Document renumbered to be consistent with the JEDEC Style Manual, JM7</td>
</tr>
<tr>
<td>2</td>
<td>Table 2, for consistency with other JESD8-series documents, the following were renamed: &quot;High-level Input Voltage&quot; to &quot;Input High Voltage&quot;, and &quot;Low-level Input Voltage&quot; to &quot;Input Low Voltage&quot;.</td>
</tr>
<tr>
<td>2 &amp; 3</td>
<td>Tables 3 &amp; 4, for consistency with other JESD8-series documents, the following were renamed: &quot;High-Level Output Voltage&quot; to &quot;Output High Voltage&quot;, and &quot;Low-Level Output Voltage&quot; to &quot;Output Low Voltage&quot;.</td>
</tr>
<tr>
<td>4</td>
<td>New section added for: Test conditions for optional Schmitt trigger operation.</td>
</tr>
</tbody>
</table>
The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s). If you can provide input, please complete this form and return to:

JEDEC
Attn: Publications Department
2500 Wilson Blvd. Suite 220
Arlington, VA  22201-3834
Fax: 703.907.7583

1. I recommend changes to the following:

☐ Requirement, clause number

☐ Test method number  Clause number

The referenced clause number has proven to be:

☐ Unclear  ☐ Too Rigid  ☐ In Error

☐ Other

2. Recommendations for correction:

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

3. Other suggestions for document improvement:

________________________________________________________________________

________________________________________________________________________

________________________________________________________________________

Submitted by
Name:  Phone:
Company:  E-mail:
Address:
City/State/Zip:  Date: