The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Modeling >> Passive Devices >> A-Weighting VerilogA Model https://designers-guide.org/forum/YaBB.pl?num=1258749506 Message started by keplin on Nov 20th, 2009, 12:38pm |
Title: A-Weighting VerilogA Model Post by keplin on Nov 20th, 2009, 12:38pm Does anyone out there have an A-Weighting filter model in VerilogA? |
Title: Re: A-Weighting VerilogA Model Post by pancho_hideboo on Nov 20th, 2009, 11:58pm keplin wrote on Nov 20th, 2009, 12:38pm:
Is it "Moving Average Filter" ? |
Title: Re: A-Weighting VerilogA Model Post by sheldon on Nov 21st, 2009, 8:10am Pancho, A-weighting is a spectral mask for sound pressure from the IEC. Basically, the limitations of human sensitivity to sound can be used in calculation of a audio converters "goodness", for example, SINAD. Keplin, Do you need a Verilog-A model? I thought that A-weighting could be treated like filtering, that is, just multiplying the frequency domain response. So the A-weighting can just be done during post-processing, in Calculator. Best Regards, Sheldon |
Title: Re: A-Weighting VerilogA Model Post by pancho_hideboo on Nov 21st, 2009, 8:40am sheldon wrote on Nov 21st, 2009, 8:10am:
Expression as s-domain transfer function of A-weighting filter is described in the following. So you can easily implement it as Verilog-A module. http://en.wikipedia.org/wiki/A-weighting |
Title: Re: A-Weighting VerilogA Model Post by keplin on Nov 24th, 2009, 4:19pm Sheldon, Yes I could do it in the calculator, but I would rather simulate with a Verilog-A model so that I can analyze the simulation output directly. I am not very savvy at Verilog-A and am just trying to save time converting the s-domain model to a time domain model for Verilog-A by seeing if anyone out there has something already implemented. Thanks, Keplin |
Title: Re: A-Weighting VerilogA Model Post by Andrew Beckett on Jan 5th, 2010, 12:22pm It should be relatively easy to take the s-domain transfer function on the wikipedia page that Pancho referenced, multiply out the denominator and then use the laplace_nd function in VerilogA to represent it. I'll leave that as an exercise for you (assuming you've not already done it!) Regards, Andrew. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |