The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Measurements >> RF Measurements >> PLL settling time measurement
https://designers-guide.org/forum/YaBB.pl?num=1284537213

Message started by rfmems on Sep 15th, 2010, 12:53am

Title: PLL settling time measurement
Post by rfmems on Sep 15th, 2010, 12:53am

I used to measure PLL setting time with extrapolation, which is, measuring the time it needs to settle to 100KHz, then 10KHz, then calculate the time it needs to settle within 1KHz, 100Hz, with the assumption that the frequency error decays exponentially.

I am wondering, if it is really possibible to measure the setlling time accurately to the resolution of 1KHz or 100Hz, with a SSA for example?

Title: Re: PLL settling time measurement
Post by pancho_hideboo on Sep 15th, 2010, 8:34am


rfmems wrote on Sep 15th, 2010, 12:53am:
I am wondering, if it is really possibible to measure the setlling time accurately to the resolution of 1KHz or 100Hz, with a SSA for example?
I can measure it with such resolution by using Tektronix RSA6100 Real Time Spectrum Analyzer.

Title: Re: PLL settling time measurement
Post by rfmems on Sep 15th, 2010, 8:47am

Thanks pancho,  I think the instrument itself will introduce delay due to the high resolution, is that negligible in your case?

Title: Re: PLL settling time measurement
Post by pancho_hideboo on Sep 15th, 2010, 8:59am


rfmems wrote on Sep 15th, 2010, 8:47am:
I think the instrument itself will introduce delay due to the high resolution, is that negligible in your case?
System delay is known.

Rather than it, most severe issues are a rise time of trigger signal and threshold setting of external trigger input of instruments.
These largely affect start time.

Title: Re: PLL settling time measurement
Post by rfmems on Sep 17th, 2010, 2:55am

Hi Pancho,

I am a little confused here.

I guess if a frequency resolution of 100Hz is desired, then won't it take at least tens of ms to achieve that? And won't it be too slow to measurement pll settling which is below 100us?

In my case, trigger seems to be a much less problem, but then it depends on how the chip is controlled and so on.

Title: Re: PLL settling time measurement
Post by pancho_hideboo on Sep 17th, 2010, 8:15am


rfmems wrote on Sep 17th, 2010, 2:55am:
I guess if a frequency resolution of 100Hz is desired,
then won't it take at least tens of ms to achieve that?
And won't it be too slow to measurement pll settling which is below 100us?
No.
But response time of instruments will be very slow.

Title: Re: PLL settling time measurement
Post by love_analog on Oct 11th, 2010, 6:44am

I am curious - how do you measure PLL settling time.
a) What instrument do you use
b) What stimulus do you give

I would think you apply a phase step and look at the phase settling of the output but I haven't seen any instrument do so.

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.