The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Simulators >> Logic Simulators >> how to use the verilog views of many cells in one single file
https://designers-guide.org/forum/YaBB.pl?num=1327599269

Message started by xuedashun on Jan 26th, 2012, 9:34am

Title: how to use the verilog views of many cells in one single file
Post by xuedashun on Jan 26th, 2012, 9:34am

On my testbench there is a digital block (dig_ABC). This digital block (dig_ABC) has many logic gates and symbol view is used
for these gates on dig_ABC level. I want to use verilog view to run the simulation for the gates.

All of the gates are in one of my libraries, but there are only symbol views and no verilog views there. The verilog views of all
of the logic gates are in a single file. I don't know how to import the verilog views to individual cells. Is it possible to just use
this single file for the gates to run the simulation?

Thank you!

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.