The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design Languages >> Verilog-AMS >> Decimation Filter in Verilog - can I use Blocking assignment
https://designers-guide.org/forum/YaBB.pl?num=1427815191

Message started by jdp on Mar 31st, 2015, 8:19am

Title: Decimation Filter in Verilog - can I use Blocking assignment
Post by jdp on Mar 31st, 2015, 8:19am

Hi,

I am trying to realize a CIC decimation filter (for delta-sigma ADC) in Verilog.

I want to know whether to use NON-BLOCKING ASSIGNMENT <= or BLOCKING ASSIGNMENT = in Verilog implementation of the constituent integrators and differentiators.

E.g., for the integrator section (image attached), commonly cited code is like:

always @ (posedge clk_in)
begin /*perform accumulation process*/
acc1 <= acc1 + ip_data;
acc2 <= acc2 + acc1;
acc3 <= acc3 + acc2;
end


I want to know if I can use Blocking assignment = instead of <= above - shouldn't that be better?

Title: Re: Decimation Filter in Verilog - can I use Blocking assignment
Post by jdp on Apr 5th, 2015, 1:41am

Pls find the ans here: http://www.edaboard.com/thread334918.html

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.