The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Measurements >> Other Measurements >> Improving simulation speed with verilog-a blocks
https://designers-guide.org/forum/YaBB.pl?num=1475481049

Message started by Venkateshr on Oct 3^rd, 2016, 12:50am

Title: Improving simulation speed with verilog-a blocks
Post by Venkateshr on Oct 3^rd, 2016, 12:50am

Hello,
I am working on a mixed signal (high-speed io) design which requires precise measurements.Right now they are done using verilog-A blocks (there are handful of them) but the downside is the simulation speed has become drastically slow.
I observed that the simulation speed has become acceptable(50% less) without the verilog-a blocks.
I am using APS with multi-core.
Is there a way to improve speed with the existing setup itself or resort to something else like OCEAN.

If I use OCEAN for the same will I get considerable benefit ?

I understand that verilog-a can control the simulator for tight timesteps thereby giving good accuracy and I have to explicitly run with max timestep if I use ocean.
Let me know if I get anymore drawbacks on using ocean.

thanks

Title: Re: Improving simulation speed with verilog-a blocks
Post by Andrew Beckett on Dec 29^th, 2016, 11:04am

Huh? OCEAN is just a scripting language (a set of SKILL functions actually) to produce the netlist and post-process the results; in essence it performs the same task as ADE and is equivalent to ADE. It wouldn't affect the simulation time unless you'd picked simulation options that don't make sense.

It's quite likely that your models are suboptimal; you might want to try using the AHDL linter option, or the +diagnose switch on spectre which can help diagnose performance problems in transient simulations.

You might want to contact Cadence customer support at http://support.cadence.com so that you can share more information and get more guidance as to how to address the problem you're seeing.

Regards,

Andrew