The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design >> High-Speed I/O Design >> Oversampling clock and data recovery for SerDes communication
https://designers-guide.org/forum/YaBB.pl?num=1489742986

Message started by bit_an on Mar 17th, 2017, 2:29am

Title: Oversampling clock and data recovery for SerDes communication
Post by bit_an on Mar 17th, 2017, 2:29am

Dear Friends,
I am newbie to hardware design. I am looking forward to design an oversampling CDR. Typically it should have very fast frequency acquisition time.
In my system, I have a odd phase clock input. I am sampling my data with this clock. Now I am searching for an algorithm to detect the phase at the mid point of the data (thereby locks in no time). In theory you need a FIFO for such operation. But I am trying to avoid it as a performance measure. Typically I should need a phase selector which is driven by this algorithm.
There are papers in the web related to the topic. But being new to this field some tips and examples would be very helpful

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.