The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design >> High-Speed I/O Design >> Architectures of CDR in the SerDes IC
https://designers-guide.org/forum/YaBB.pl?num=1490082593

Message started by SnD on Mar 21st, 2017, 12:49am

Title: Architectures of CDR in the SerDes IC
Post by SnD on Mar 21st, 2017, 12:49am

Hello,
What CDR architecture used in IC tlk1221 or other IC's of this series? I have a hunch that is a blind oversampling, but this not very clear from documentation. In chips of this series used any frequency extraction of the clock or they can only align phase of the multiplied reference clock? If i use this chip only for receiving do i still need reference clock?  

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.