The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design >> RF Design >> Simulation of voltage doubler
https://designers-guide.org/forum/YaBB.pl?num=1515096362

Message started by rhonny90 on Jan 4^th, 2018, 12:06pm

Title: Simulation of voltage doubler
Post by rhonny90 on Jan 4^th, 2018, 12:06pm

I want to design a voltage doubler(Using Dickson charge pump with 2 clocks) with

input voltage=Vdd=3.3V

output voltage=approximately =>6 volts

Frequency=1MHz

capacitance=5pF

I took period of clock as 2 us and width as 1 us.(zero value=3.3V and one calue=0 v)

I want the Mosfet's in saturation but they are either in region 0 or 3.Please help me out in working this circuit.

Title: Re: Simulation of voltage doubler
Post by R.kumar on Jan 5^th, 2018, 1:35am

Please be more specific. Which MOSFETs are you referring to?

Title: Re: Simulation of voltage doubler
Post by rhonny90 on Jan 5^th, 2018, 2:25am

all of them are not in saturation

Title: Re: Simulation of voltage doubler
Post by Jacki on Mar 26^th, 2018, 5:47am

Why do you want your transistors in saturation region (2)? In a charge pump, the transistors are only switches, they should be either on or off.