The Designer's Guide Community Forum

The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design >> RF Design >> Simulation for Injection Locked PLL
https://designers-guide.org/forum/YaBB.pl?num=1524604348

Message started by sarthak on Apr 24^th, 2018, 2:12pm

Title: Simulation for Injection Locked PLL
Post by sarthak on Apr 24^th, 2018, 2:12pm

I am trying to model the behavior of injection locked bang-bang PLL using verilog-A model for the comparator and the loop filter but with oscillator in spice (schematic view) in virtuoso.
In this simulation I start the PLL and let it lock at the desired frequency and then I enable the injection. But in the simulation results I see that when I enable the injection the frequency of the oscillator goes up from the desired frequency.
I am unable to understand why is this happening, can somebody suggest a possible fix to this problem.
I have attached the snippet of the output frequency of the PLL after its locked before and after injection.
The desired frequency is 2.56GHz but after injection it goes to around 2.561GHz with periodic frequency spurs due to injection.
Thanks!

Title: Re: Simulation for Injection Locked PLL
Post by R.kumar on May 3^rd, 2018, 2:57am

To have more precise answer I would request you to attach the circuit/block diagram and the input clock frequency. Regarding the undershoots, it can be caused if the injecting signal is lying at the edge of locking range. This leads to quasi locking. You should increase the locking range in this case.