The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 12:24pm
Pages: 1
Send Topic Print
Two ESD questions on full chip ESD design (Read 25 times)
tulip
Community Member
***
Offline



Posts: 41

Two ESD questions on full chip ESD design
Jun 12th, 2003, 3:21am
 
In a book , it says ESD pulses applied to a bounding pad may come in different formats, such as PD(positive ESD stress from I/O pad to VSS), ND, PS, NS DS (positive ESD surge from VDD to VSS)mode. An ideal ESD protection  scheme for an pad should be able to protect the pad against ESD  transients of all the modes. I can not understand this. For example, if a positive pulse is applied to the pad, and the circuit has a protectin unit that can form a low-impedance shunting path to the VDD, then the circuit is protected. I think it is no use to have another low-impedance shunting path to the VSS. So in my opnion, I think an ESD protection scheme which can protect the pad against ESD transients of PD,ND, DS mode or PS, NS, DS mode is enough.

  my second question is, in a book , it says "to qualify
for whole-chip ESD protection, there must exist a low-impedance conducting channel, preferably in active mode, from each pad to any other pads on a chip."
I think this is not necessary.

  who can answer my question?
Back to top
 
 

Not every morning wake up your alarm clock, but dream!
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.