The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 16th, 2024, 12:25am
Pages: 1
Send Topic Print
Topic on design reuse with aid of VerilogA/AMS (Read 396 times)
fastsim
New Member
*
Offline



Posts: 2

Topic on design reuse with aid of VerilogA/AMS
Apr 12th, 2004, 10:31am
 
I know this is really a topic related to many aspects of design
methodology and implementation. But should we at least have
a new category that focus on the issues.

From academic and theoritical point of view, analog/mixed-signal
behavioral modeling is definitiely the way to go for the future. But
in the real IC design world, without any well-thought-through methodology and practical flows that tie the modeling part and
circuit design part seamless and painless together, pushing for analog/mixed-signal behavorial modeling can be a frustrating and fruitless job.

I firmly believe in the real value and benefits that the languages (Verilog-A/AMS, VHDL-AMS, SystemC, etc.) can bring on the table. However, since this is such an open field ( with respect to so many things and so many ways you can do design) and it is hard to see the immediate real value in short of time, discussions on the methodology, analog IP reuse might help people to understand and convince other people ( managers, directors, VPs, etc.).
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.