The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 25th, 2024, 9:47am
Pages: 1
Send Topic Print
AHDL (verilog-A) model (Read 2509 times)
jimmy
Community Member
***
Offline



Posts: 32

AHDL (verilog-A) model
Dec 01st, 2004, 12:48pm
 
Hi,

I found Verilog-A or AHDL models from ahdlLib all resets their outputs to zero at begining. Can I turn off this resetting?

thanks,
jimmy
Back to top
 
 
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: AHDL (verilog-A) model
Reply #1 - Dec 1st, 2004, 10:01pm
 
This isn't true for all components in ahdlLib. Not all outputs will be zero at time zero. It depends on the DC solution.

Yes, they will probably start at 0 when trying to find the DC solution (but then so does every node in the circuit).

Without some specifics it's impossible to answer your question. It may be that the code needs modifying to do something different on an @initial_step or it may be that you need to do a nodeset, or it could be something completely
different altogether.

Please ask a more specific question, with an example, perhaps?

Regards,

Andrew.
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.