Hi I have created some code to use as a clock divider. I am creating 4 new clock signals. 2 of the clock signals are of the same frequency however one must be a delayed version of the other. I need to implement this for a Xilinx CPLD. Any suggestions on how to delay one of the clock signals.

Thanks in advance.