The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 18th, 2024, 4:20pm
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Measurements › Other Measurements › DAC simulations
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
DAC simulations (Read 2470 times)
rajanarender_suram
New Member
*
Offline



Posts: 6
Hyderabad
DAC simulations
Sep 28th, 2005, 4:01am  
how to simulate for INL, DNL, Gain error, offset, linearity, SNR , THD for a DAC. (pls help me with test setups)
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.