The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 27th, 2024, 2:21am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Mixed-Signal Design › Mixed Signal Verification at SoC level
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Mixed Signal Verification at SoC level (Read 1197 times)
leena2k6
New Member
*
Offline



Posts: 3
Mixed Signal Verification at SoC level
Jul 14th, 2007, 12:06pm  
Hi,

Assuming that a particular mixed signal IP is fully verified at block level,
what should be the key things to check when the same IP is being verified at chip level?

Thanks,
Leena
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.