The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 29th, 2024, 11:08am
Pages: 1
Send Topic Print
phase inversion in comparators (Read 2835 times)
vivkr
Community Fellow
*****
Offline



Posts: 780

phase inversion in comparators
Nov 14th, 2007, 11:01pm
 
Hi,

Please see Fig. 10 on page 4 of AN-849. What are the reasons
for phase inversion in comparators? Is this specific to technology
or device type?

http://www.analog.com/UploadedFiles/Application_Notes/46875282066493AN_849.pdf

Regards
Vivek
Back to top
 
 
View Profile   IP Logged
imd1
Junior Member
**
Offline



Posts: 27

Re: phase inversion in comparators
Reply #1 - Nov 15th, 2007, 1:33am
 
It depends on the architecture of the output stage of the opamp, I think. In older (and some current also ?) CMOS opamps the output will "peg" to a supply rail (always the same) when the common-mode range at the input is exceeded.

Use a comparator if you are comparing, opamps are always much slower...
Back to top
 
 
View Profile   IP Logged
vivkr
Community Fellow
*****
Offline



Posts: 780

Re: phase inversion in comparators
Reply #2 - Nov 15th, 2007, 4:21am
 
Hi,

I am not planning to use an opamp as a comparator but was just cuious as to how such a phase inversion could occur.
Are you saying that if the common mode changes beyond a certain point, then the input stage turns off and the output
is then pegged high/low depending on the output stage?

It would be interesting to see an example of such a circuit. One can always do with a list of "DON'T USE" circuits.
Could you post an example?

Thanks
Vivek
Back to top
 
 
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: phase inversion in comparators
Reply #3 - Nov 15th, 2007, 10:48am
 
This is, how shall I say it, totally unique to the transistor level architecture of the comparator.

Rail to rail common mode comparators are possible (both an NMOS and PMOS diff pair at the input, and some recombination circuitry afterwards) and all kinds of other variations on a theme.

Specifying a common mode range and operating limitations should not be a problem in most cases.
Back to top
 
 

Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.