HdrChopper
|
Hi filipe,
What Vivek pointed out is true. However, you might still want to take a peek at this reference "Constant-gm Constant-Slew-Rate High-Bandwidth Low-Voltage Rail-to-Rail CMOS Input Stage for VLSI Cell Libraries" Juan M. Carrillo, J. Francisco Duque-Carrillo, Guido Torelli and José L. Ausín. JSSC Aug 2003. This is an all-NMOS r2r input. Although not specifically designed for improving CMRR, it might be better than the usual complementary pair.
Tosei
|