The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 18th, 2024, 4:07am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › High-Speed I/O Design › The capacitive load of transmission
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
The capacitive load of transmission (Read 3026 times)
dandelion
Community Member
***
Offline



Posts: 98
The capacitive load of transmission
Oct 16th, 2008, 2:51am  
Hi

I am designing a block whcih will drive a transimission (50cm long) and a FPGA chip.The block will works in 1.25G.

I wonder, in simulation, how to define the load? especially the capacitive load? 5pF is enough?

BTW, the output of the block is PECL.

Thanks
Back to top
 
 
View Profile   IP Logged
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: The capacitive load of transmission
Reply #1 - Feb 15th, 2009, 1:01pm  
You need to define the PCB trace and width, min/max criteria. With that in hand you can then get from a number of sources (Google PCB dielectric capacitance) the capacitance limitations for the traces. If you are doing high frequency design (above 10MHz for the sake of discussion) you may want to do a more complete PCB trace model that includes distributed trace RLC elements and transmission line models.
Back to top
 
 
Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.