The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 29th, 2024, 2:17am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Design › Analog Design › PLL phase nois
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
PLL phase nois (Read 1130 times)
Norayr
New Member
*
Offline



Posts: 1
PLL phase nois
Dec 08th, 2008, 4:46am  
Hi all,

I am running HSPICERF phase noise analysis on PLL VCO and getting phase noise plot. How can I identify which noise source is dominating according to that plot?

Thanks in advanced.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.