Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Apr 19
th
, 2024, 5:15pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
High-Speed I/O Design
› DFE Adaption with 1/0 training pattern
‹
Previous topic
|
Next topic
›
Pages: 1
DFE Adaption with 1/0 training pattern (Read 2542 times)
neoflash
Community Fellow
Offline
Mixed-Signal
Designer
Posts: 397
DFE Adaption with 1/0 training pattern
Mar 01
st
, 2009, 8:15pm
I have got a question about DFE (decision feedback equalizer) adaption with a repetitive pattern such as 10.
This recurssive pattern would make DFE has numerous combinations of stable status of coefficients of feedback taps. When real random bit pattern comes, the adaption has to restart again.
Is there any way to solve this issue? Any published paper address this concern?
Back to top
IP Logged
sugar
Community Member
Offline
Posts: 54
Re: DFE Adaption with 1/0 training pattern
Reply #1 -
Mar 1
st
, 2009, 11:23pm
I think at training mode, the adaptation should not be enabled.
During normal operation, say with random patterns, the adaptation loop
should be very slow to average possible bad patterns like 1010 pattern.
--River
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
»» High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.