Mayank
|
Hi, I have designed a CML Voltage-Controlled Oscillator in 65nm process. Without the bias ckt (using ideal voltage source), the Oscillator shows -55 dBc @ 10kHz..... How much degradation can i expect in this Phase Noise when i add a bias ckt with Replica Biasing scheme ??
-- thanx mayank.
|