The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 4:20am
Pages: 1
Send Topic Print
what is vdd!* (Read 7130 times)
gabc
New Member
*
Offline



Posts: 4

what is vdd!*
Feb 19th, 2010, 10:20pm
 
Hello All,

Can anyone please tell me what is the meaning of vdd!*
vdd! is for global vdd
what does that mean? And what is vdd!*?

Thanks in advance
Back to top
 
 
View Profile   IP Logged
pancho_hideboo
Senior Fellow
******
Offline



Posts: 1424
Real Homeless
Re: what is vdd!*
Reply #1 - Feb 19th, 2010, 11:25pm
 
The followings are general notes for you.

- Always describe vendor's name and tool's name which you use.
- Don't do multiple posts which are same content.
- Don't request source code or behavioral model without any efforts.
- There are many simulators which have analyses called as PSS, PAC and Pnoise.
- Describe in detail with using correct terminologies.
- Warnigns are different from Errors.
- ADS is not name of simulator.
- There is no tool which name is Cadence.
- Don't use Direct Plot of Cadence ADE blindly without knowing definition.
- All gains in Direct Plot of Cadence ADE are "right", "true" and "practical" voltage gain.
- Don't mix up Simulation with Post Processing. They are completely different phase.
- MATLAB are different from Simulink.
- Learn measurements using actual instruments. Not "EDA Tool Play


gabc wrote on Feb 19th, 2010, 10:20pm:
Can anyone please tell me what is the meaning of vdd!*
vdd! is for global vdd
what does that mean? And what is vdd!*?
I assume you use Cadence Schematic Editor and ADE.

It means net name actually assigned for node using "Inherited Connection".
So it is no more than "vdd!".
Back to top
 
« Last Edit: Feb 20th, 2010, 3:57am by pancho_hideboo »  
View Profile WWW Top+Secret Top+Secret   IP Logged
james kerry
New Member
*
Offline



Posts: 2
USA
Re: what is vdd!*
Reply #2 - Jun 23rd, 2010, 12:10am
 
Hello,
They are all supply voltages. Vcc = Collector supply voltage, Vee = Emitter supply, Vdd = Drain supply, Vss = source supply.

The voltages can be negative or positive depending on the the device and the circuit configuration. In circuits using NPN transistors Vcc is generally positive but if you were using PNP transistors then Vcc would be negative. In a circuit with a mixture of PNP and NPN devices Vcc take the polarity of the predominant technology used (generally it would be positive).





Back to top
 
 
View Profile   IP Logged
bernd
Senior Member
****
Offline



Posts: 229
Munich/Germany
Re: what is vdd!*
Reply #3 - Jun 23rd, 2010, 2:45am
 
Check
http://support.cadence.com
and search for
Quote:
Inherited Connections Flow Guide

and
  Quote:
Inherited Connections Tutorial

this two documents describes the Inherited Connections, which is your
vdd!*, very well. In principal it is a global net which holds a signal value
which could be overwritten form top to down in your hierarchical design.
Often used with multiple power supplies, but not necessarily.

* bernd
Back to top
 
 

Just another lonesome cad guy
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.