Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Apr 25
th
, 2024, 1:43pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design Languages
›
VHDL-AMS
› Converting a VHDL code to VHDL-AMS for simulation in Analog Design Environment.
‹
Previous topic
|
Next topic
›
Pages: 1
Converting a VHDL code to VHDL-AMS for simulation in Analog Design Environment. (Read 4362 times)
pkd
Junior Member
Offline
Posts: 25
India
Converting a VHDL code to VHDL-AMS for simulation in Analog Design Environment.
May 31
st
, 2010, 2:46pm
Hi all,
I have a VHDL code which I have simulated in modelsim and also synthesized in Xilinx board. But Now I need to put that entire code (The top one has 3 sub-modules in VHDL) into analog design environment to test out the characteristics of the overall system with the other analog blocks.
This is the first time I am trying to simulate an HDL code in ADE, so have very little idea about the flow. So, I would appreciate a bit of hints on how should I go about it in terms of various tools flow. I am having IUS82 tool. I have read the Verilog AMS guide in this comunity and successfully simulated the components like Flip-flops, AND gates ADC etc, but I didn't find any example there where a chunk of VHDL code of considerable magnitude being compiled in VerilogAMS and incorporated in ADE.
I have attached the code for one of my modules as a sample.
Waiting desperately for some useful hints/insights/suggestions/guidance.
Back to top
IP Logged
Marq Kole
Senior Member
Offline
Hmmm. That's
weird...
Posts: 122
Eindhoven, The Netherlands
Re: Converting a VHDL code to VHDL-AMS for simulation in Analog Design Environment.
Reply #1 -
Jul 5
th
, 2010, 7:58am
If you want to work the analog way: Import the VHDL code into your environment using File -> Import -> VHDL from the CIW. That will give you a library with the VHDL block. You can then instantiate the VHDL block in your schematic. If you have selected the proper connect rules (similar to Verilog-AMS or Verilog examples) you can run your simulation from either ADE or the Hierarchy Editor using the AMS plugin.
Marq
Back to top
IP Logged
jerome_ams
Community Member
Offline
Posts: 36
Re: Converting a VHDL code to VHDL-AMS for simulation in Analog Design Environment.
Reply #2 -
Oct 26
th
, 2010, 8:14am
Basically, there is no need to "convert" your VHDL code. As VHDL-AMS is a superset of VHDL, an VHDL-AMS simulator will simulate VHDL.
Just import your code (i.e. compile it) in the Cadence database.
Cheers,
Jerome
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
»» VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.