Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Apr 23
rd
, 2024, 2:38pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Measurements
›
RF Measurements
› PLL BW measurement
‹
Previous topic
|
Next topic
›
Pages: 1
PLL BW measurement (Read 5995 times)
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
PLL BW measurement
Nov 08
th
, 2010, 5:16am
hi, can any please tell me how to find BW in silicon
I know that Intersecting point of VCO phase noise and pll phase noise point is almost BW. Is this exact method or can any one please explain often how people measures?
Thanks.
Back to top
IP Logged
Mayank
Community Fellow
Offline
Posts: 334
Re: PLL BW measurement
Reply #1 -
Nov 19
th
, 2010, 5:22am
Quote:
Intersecting point of VCO phase noise and pll phase noise point is almost BW
approximately, yes.
You could tell by pll phase noise graph itself in most of the cases.
Back to top
IP Logged
raja.cedt
Senior Fellow
Offline
Posts: 1516
Germany
Re: PLL BW measurement
Reply #2 -
Nov 19
th
, 2010, 6:22am
hi mayank,
how can you say from overal PLL phase noise. I htink from where phase noise start falling (means the boundary between inband and outoff band noise), do you have any document for this
Thanks.
Back to top
IP Logged
love_analog
Senior Member
Offline
Posts: 101
Re: PLL BW measurement
Reply #3 -
Mar 3
rd
, 2011, 2:04pm
To measure PLL BW, you put a refclock with a modulated sinewave input. So you are modulating the phase of the input refclock. Then you look at the output on the spectrum analyzer. You should see a spur at the same frequency as the phase modulation. The measure of the spur compared to the input refclock spur gives you a value for the attenuation. At att=-3db is where PLL BW is.
Back to top
loveanalog.blogspot.com
The Power of Analog
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
»» RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.