The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 23rd, 2024, 11:22am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Measurements › Phase Noise and Jitter Measurements › PLL based on current starved VCO simulation/design issues
‹ Previous topic | Next topic ›
Pages: 1 2 
Send Topic Print
PLL based on current starved VCO simulation/design issues (Read 23417 times)
loose-electron
Senior Fellow
******
Offline

Best Design Tool =
Capable Designers

Posts: 1638
San Diego California
Re: PLL based on current starved VCO simulation/design issues
Reply #15 - Nov 21st, 2011, 2:29pm  
In a noise environment, I would expect it to have problems...
Back to top
 
 
Jerry Twomey
www.effectiveelectrons.com
Read My Electronic Design Column Here
Contract IC-PCB-System Design - Analog, Mixed Signal, RF & Medical
View Profile WWW   IP Logged
Pages: 1 2 
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.