Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Dec 4
th
, 2023, 10:39pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Modeling
›
Semiconductor Devices
› on current reduces below e-11 when interface trap is introduced
‹
Previous topic
|
Next topic
›
Pages: 1
on current reduces below e-11 when interface trap is introduced (Read 3904 times)
biju4u90
Junior Member
Offline
Posts: 10
on current reduces below e-11 when interface trap is introduced
Feb 07
th
, 2014, 11:38am
why the on current reduces to e-11 order from e-6 order when an interface trap level is introduced in SiC power mosfet??
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1998
Massachusetts, USA
Re: on current reduces below e-11 when interface trap is introduced
Reply #1 -
Feb 25
th
, 2014, 12:52pm
I don't think you've given us enough information to understand your question. Are you talking about introducing an interface trap level in the device model for the mosfet? or doing something in the fabrication of the device?
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
biju4u90
Junior Member
Offline
Posts: 10
Re: on current reduces below e-11 when interface trap is introduced
Reply #2 -
Mar 9
th
, 2014, 9:07pm
Yes. The problem occured while trying to introduce interface traps in mosfet. its not fabrication, just simulation using atlas
Back to top
IP Logged
biju4u90
Junior Member
Offline
Posts: 10
Re: on current reduces below e-11 when interface trap is introduced
Reply #3 -
Mar 9
th
, 2014, 9:08pm
is there any limitation for the oxide thickness that can be used while introducing interface traps in a mosfet simulation?
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
»» Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2023
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.