The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 28th, 2024, 2:30pm
Pages: 1
Send Topic Print
Stability analysis of linearized vco (Read 1450 times)
pmathew
New Member
*
Offline



Posts: 1

Stability analysis of linearized vco
Jun 26th, 2014, 3:04pm
 
I am trying to checkout the linearized vco from

http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1052757&tag=1

I am wondering how  to test the stability of this loop if it needs to be done in cadence (transistor level) . since the loop has a frequency to voltage and the a voltage to frequency converter will pac work in this situation . I tried simulating a simple current starved ring followed by a switched cap resistor in open loop with pss pac but dont see any gain from input to switch capacitor output . I dont know whether i am doing anything wrong .

Thanks
mathew
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.