The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 22nd, 2019, 9:41am
Pages: 1
Send Topic Print
Verilog AMS co simulation with SV (Read 3663 times)
ranjang
Junior Member
**
Offline



Posts: 13
india
Verilog AMS co simulation with SV
Feb 24th, 2015, 4:40am
 
Hi all,

I wanted to simulate the verilog ams code with testbench as SV/UVM.

I face some problem but when I simulate with spice and SV its working fine.

Do I need to write amsd{
}
block for running verilog -AMS with SV.

I am using cadence simulator and running the simulation from command line.

Thanks
Back to top
 
 

,
GAURAV
View Profile   IP Logged
AMS_ei
Community Member
***
Offline



Posts: 67

Re: Verilog AMS co simulation with SV
Reply #1 - Jan 18th, 2017, 8:04am
 
Hi,

sv and ams cannot co-exist. You have to remove -sv switch from the irun option if you have used it.

Then it should be compiling fine.

Thank you.

Kind regards,
Back to top
 
 
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1708
Bracknell, UK
Re: Verilog AMS co simulation with SV
Reply #2 - Jan 20th, 2017, 9:21am
 
Note that this last reply was a bit misleading. Verilog-AMS and SystemVerilog can coexist. You should however use the file suffix to determine whether it is compiling Verilog-AMS or SystemVerilog rather than forcing it via a command line option (which would indeed cause a problem). It's not clear whether that was the problem the original poster faced - it was an elderly posting...

Regards,

Andrew
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.