Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Apr 24
th
, 2024, 3:53am
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Simulators
›
AMS Simulators
› ncelab DLWTLK error
‹
Previous topic
|
Next topic
›
Pages: 1
ncelab DLWTLK error (Read 2470 times)
nivani
New Member
Offline
Posts: 1
ncelab DLWTLK error
Sep 08
th
, 2015, 5:11am
Hello,
I am having a problem when running the AMS simulation and when there is a single transistor from the PDK in the testbench.
The error that pops up in the log is:
ncelab: *N,DLWTLK: Pausing until a shared lock can be established on library 'std'. Another process may be accessing the library. Process will resume when the lock is established.
Does anyone have any advice on how to solve this error?
I tried using the nchelp command to explain the error and one of the suggestions was to use ncpack -unlock std to manually terminate the process but I do not have the permission to do so.
Back to top
IP Logged
Geoffrey_Coram
Senior Fellow
Offline
Posts: 1998
Massachusetts, USA
Re: ncelab DLWTLK error
Reply #1 -
May 13
th
, 2016, 10:10am
Can you see the lock file? Is it owned by you? If so, you can try to delete it. If it's owned by someone else, ask that person to remove the file (or use "ps -ef" to find the process that established the lock).
Back to top
If at first you do succeed, STOP, raise your standards, and stop wasting your time.
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
- Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
»» AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.