Hello,

I am working on AMS verification.I have a verilog/verilog-A file & spice file.verilog is top module & spice is middle.

here I attach a cadence AMS designer tool script.But I want to this script in synopsys VCS-MX.So,any have a idea?