The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 20th, 2019, 10:06am
Pages: 1
Send Topic Print
EMIR analysis using Cadence's Voltus Fi tool (Read 1867 times)
vroy_92
Junior Member
**
Offline



Posts: 30
Leuven, Belgium
EMIR analysis using Cadence's Voltus Fi tool
Sep 09th, 2016, 11:44pm
 
In the iterated method of EMIR analysis using Voltus Fi, is the first simulation done on the DSPF netlist by eliminating all parasitic resistors and capacitors, or just the resistors are eliminated or the tool tries to lump the smaller RC segments into larger RC to get a similar circuit behavior?
Back to top
 
 

Regards,
V Roy
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.