The Designer's Guide Community
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Dec 4th, 2023, 10:04pm
Pages: 1
Send Topic Print
EMIR analysis using Cadence's Voltus Fi tool (Read 2881 times)
Junior Member

Posts: 30
Leuven, Belgium
EMIR analysis using Cadence's Voltus Fi tool
Sep 09th, 2016, 11:44pm
In the iterated method of EMIR analysis using Voltus Fi, is the first simulation done on the DSPF netlist by eliminating all parasitic resistors and capacitors, or just the resistors are eliminated or the tool tries to lump the smaller RC segments into larger RC to get a similar circuit behavior?
Back to top

V Roy
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2023 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to Consider submitting a paper or model.