The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
May 19th, 2019, 2:27pm
Pages: 1
Send Topic Print
Oversampling clock and data recovery for SerDes communication (Read 782 times)
bit_an
New Member
*
Offline



Posts: 2
Germany
Oversampling clock and data recovery for SerDes communication
Mar 17th, 2017, 2:29am
 
Dear Friends,
I am newbie to hardware design. I am looking forward to design an oversampling CDR. Typically it should have very fast frequency acquisition time.
In my system, I have a odd phase clock input. I am sampling my data with this clock. Now I am searching for an algorithm to detect the phase at the mid point of the data (thereby locks in no time). In theory you need a FIFO for such operation. But I am trying to avoid it as a performance measure. Typically I should need a phase selector which is driven by this algorithm.
There are papers in the web related to the topic. But being new to this field some tips and examples would be very helpful
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.