The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Jul 16th, 2019, 2:02pm
Pages: 1
Send Topic Print
Verilog-A, one time event (Read 1271 times)
balshoy
New Member
*
Offline



Posts: 5
USA
Verilog-A, one time event
Jun 05th, 2017, 12:10pm
 
Hi,

I am developing a verilog-A model for a device. I want to write a function that is executed only one time in the simulation during the device first transition from high resistive state to a low resistive state. I looked at analog events but did not find a function that provides this functionality I want. I tried to do it using an if..else statement but it gave me convergence error.

Can someone help me with that?

Thanks
- See more at: https://community.cadence.com/cadence_technology_forums/f/38/t/37392#sthash.1mJC...
XNnn.dpuf
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2177
Silicon Valley
Re: Verilog-A, one time event
Reply #1 - Jun 5th, 2017, 12:48pm
 
Try the timer event.

-Ken
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.