Forum
Forum
Verilog-AMS
Analysis
Modeling
Design
Theory
Welcome, Guest. Please
Login
or
Register.
Please follow the Forum
guidelines
.
Apr 18
th
, 2024, 7:23pm
Home
Help
Search
Login
Register
PM to admin
The Designer's Guide Community Forum
›
Design
›
Mixed-Signal Design
› How to find out the BW of a dynamic latch, such as strong arm latch?
‹
Previous topic
|
Next topic
›
Pages: 1
How to find out the BW of a dynamic latch, such as strong arm latch? (Read 71 times)
Frank_Heart
Junior Member
Offline
Posts: 29
How to find out the BW of a dynamic latch, such as strong arm latch?
Nov 17
th
, 2017, 10:22am
Hi, Everyone,
If there is no pre-amp, just a dynamic latch, such as strong arm lath, in the CMP design, how we calculate its BW?
Thanks
Frank
Back to top
IP Logged
DanielLam
Community Member
Offline
Posts: 76
Re: How to find out the BW of a dynamic latch, such as strong arm latch?
Reply #1 -
Nov 27
th
, 2017, 7:33pm
I usually just sim it with the worst case corner.
Otherwise, this is what I would try.
1) Pick smallest input amplitude
2) Find output time constant (need to spec and output load). The time constant will be gm/Cl or gm/(2*Cl) depending on how you want to calculate the output gms.
3) Find number of time constants needed to amplify input to a "valid" output". For example maybe when the differential output voltage is > 0.6 Vdd.
4) BW = 1/number of tau constants
This would be a rough approximation as the strongarm input transistors go through a saturation to linear mode. For very small inputs, I think you might need to break the amplification time into 2 parts, a linear and a positive feedback portion.
Note: You should just sim it with parasitics. And I've never tried the method I described.
Back to top
«
Last Edit: Nov 28
th
, 2017, 9:18am by DanielLam
»
IP Logged
Berti-2
Junior Member
Offline
Posts: 12
Re: How to find out the BW of a dynamic latch, such as strong arm latch?
Reply #2 -
Nov 28
th
, 2017, 4:30am
Why do you want to calculate a bandwidth?
I suggest to just consider and specify the delay of your latch (for the smallest input -> LSB/2).
Back to top
IP Logged
Pages: 1
‹
Previous topic
|
Next topic
›
Forum Jump »
» 10 most recent Posts
» 10 most recent Topics
Design
- RF Design
- Analog Design
»» Mixed-Signal Design
- High-Speed I/O Design
- High-Power Design
- Mixed-Technology Design
Analog Verification
- Analog Functional Verification
- Analog Performance Verification
Measurements
- RF Measurements
- Phase Noise and Jitter Measurements
- Other Measurements
Modeling
- Semiconductor Devices
- Passive Devices
- Behavioral Models
- Transmission Lines and Other Distributed Devices
Design Languages
- Verilog-AMS
- VHDL-AMS
Simulators
- Circuit Simulators
- RF Simulators
- AMS Simulators
- Timing Simulators
- System Simulators
- Logic Simulators
Other CAD Tools
- Entry Tools
- Physical Verification, Extraction and Analysis
- Unmet Needs in Analog CAD
General
- Tech Talk
- News
- Comments and Suggestions
- Opportunities
« Home
‹ Board
The Designer's Guide Community Forum
» Powered by
YaBB 2.2.2
!
YaBB
© 2000-2008. All Rights Reserved.
Copyright 2002-2024
Designer’s Guide Consulting, Inc.
Designer’s Guide
® is a registered trademark of
Designer’s Guide Consulting, Inc.
All rights reserved.
Send comments or questions to
editor@designers-guide.org
. Consider
submitting
a paper or model.