The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Mar 29th, 2024, 2:42am
Pages: 1
Send Topic Print
the phase discipline fails following the verilogA PLL noise/jitter (Read 1604 times)
qingyinnj
New Member
*
Offline



Posts: 1

the phase discipline fails following the verilogA PLL noise/jitter
Sep 13th, 2018, 11:12pm
 
Hi,
I created a phase discipline by verilogams.

The CIW shows error "*E, NOTCMP, unit phase not found while parsing." when I tried to save this seperate file.

Could anyone tell me what the problem since there are only a few simple sentences?

Thanks a lot.
Back to top
 

12_001.png
View Profile   IP Logged
Andrew Beckett
Senior Fellow
******
Offline

Life, don't talk to
me about Life...

Posts: 1742
Bracknell, UK
Re: the phase discipline fails following the verilogA PLL noise/jitter
Reply #1 - Oct 21st, 2018, 11:01am
 
If you create a verilogams view, the expectation is that there is a module with the same name as the cell in the file - what is happening here is that it can't find the module, and that's why you're getting the message. Why are you creating a verilogams view with just a discipline definition?

From "nchelp ncvlog NOTCMP" :

ncvlog/NOTCMP =
       The -SPECIFICUNIT or -UNIT flag was set and the specified
       unit could not be found while parsing the source files.
       Check that the unit exists in the source files and that the
       unit has not been excluded by a `ifdef.

Regards,

Andrew
Back to top
 
 
View Profile WWW   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.