The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Sep 17th, 2019, 7:13am
Pages: 1
Send Topic Print
jitter tolerance analysis in cadence (Read 483 times)
kazkou
New Member
*
Offline



Posts: 5

jitter tolerance analysis in cadence
Jan 24th, 2019, 5:50am
 
Hi,
I am designing a clock and data recovery using cadence, I want to find the jitter toleance, but I have no ideal how to analysis in cadence, how to do the simulation ? or any guide or reference?
thank you.
Back to top
 
 
View Profile   IP Logged
Ken Kundert
Global Moderator
*****
Offline



Posts: 2218
Silicon Valley
Re: jitter tolerance analysis in cadence
Reply #1 - Jan 25th, 2019, 1:30pm
 
Back to top
 
 
View Profile WWW   IP Logged
kazkou
New Member
*
Offline



Posts: 5

Re: jitter tolerance analysis in cadence
Reply #2 - Jan 26th, 2019, 7:48pm
 
Thank you for your reply sir.
Could u tell me where can I find for SONET specification(mask of Jtol and jitter mask etc..)?  I found nothing on internet, only some brief information from wiki.
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2019 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.