The Designer's Guide Community
Forum
ForumVerilog-AMSAnalysisModelingDesignTheory
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Apr 18th, 2024, 8:51am
 
  HomeHelpSearchLoginRegisterPM to admin    
The Designer's Guide Community Forum › Modeling › Behavioral Models › Time Interleaved ADC
‹ Previous topic | Next topic ›
Pages: 1
Send Topic Print
Time Interleaved ADC (Read 47 times)
repah
Community Member
***
Offline



Posts: 68
Time Interleaved ADC
May 07th, 2020, 2:15pm  
I want to mux the sub adcs into a time interleaved adc.

How would I do this with a behavioral simulation in Cadence Spectre ?
Back to top
 
 
View Profile   IP Logged
Pages: 1
Send Topic Print
‹ Previous topic | Next topic ›
« Home ‹ Board
The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.
Copyright 2002-2024 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.