I am using cadence AMS to do mixed signal simulation(analog circuit + digital circuit(verilog.v)), in digital cicuit, some DFFs used in frequency divider do not have initial reg value, the reg initial value should be set to avoid X state.
Would someone teach me how to set all regs' initial value to 0 or 1?

Many thanks.