The Designer's Guide Community
Forum
Welcome, Guest. Please Login or Register. Please follow the Forum guidelines.
Oct 2nd, 2022, 3:32am
Pages: 1
Send Topic Print
What's the timing window to update dual-modulus divider divider ratio control? (Read 24 times)
neoflash
Community Fellow
*****
Offline

Mixed-Signal
Designer

Posts: 395

What's the timing window to update dual-modulus divider divider ratio control?
Sep 20th, 2022, 7:40pm
 
In frac-N PLL, if I use dual-modulous divider as shown in the figure, what is the safe time window to update the divider ratio control word P<N:0>?

Intuitively the safe window is to update the p<n:0> when all mod0-modn signals are logic low. Not sure if this is correct and can assure the divider operates glitch-free.

Thanks,
Neo
Back to top
 

divq1.jpg
View Profile   IP Logged
Pages: 1
Send Topic Print
Copyright 2002-2022 Designer’s Guide Consulting, Inc. Designer’s Guide® is a registered trademark of Designer’s Guide Consulting, Inc. All rights reserved. Send comments or questions to editor@designers-guide.org. Consider submitting a paper or model.