The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design Languages >> VHDL-AMS >> Use of LEs by for statement https://designers-guide.org/forum/YaBB.pl?num=1062425555 Message started by Alair Dias Júnior on Sep 1st, 2003, 7:12am |
Title: Use of LEs by for statement Post by Alair Dias Júnior on Sep 1st, 2003, 7:12am I'm using the altera Quartus II to implement some logic in a ACEX FPGA. Somewhere in my code, I use the for statement and I wanna know how it is configured by the compiler in the FPGA. Does it use the clock signal to "loop" the for or does it build a sequencial array of gates to do it? Thanks |
Title: Re: Use of LEs by for statement Post by Akalya on Nov 7th, 2003, 3:58pm My guess would be that it uses sequential logic to implement a "For" loop. It does have limitations due to propagation delay. Akalya. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |