The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design >> Analog Design >> question about PLL jitter https://designers-guide.org/forum/YaBB.pl?num=1162436888 Message started by semitao on Nov 1st, 2006, 7:08pm |
Title: question about PLL jitter Post by semitao on Nov 1st, 2006, 7:08pm Hi,all. Who can tell me how to simulate the PLL jitter? When analyze the phase noise of VCO, we can use the Pnoise in spectre. I don't know how to analyse the noise from charge pump & PFD, anyone can help me? Thanks in advance. |
Title: Re: question about PLL jitter Post by loose-electron on Nov 2nd, 2006, 8:00am Getting an accurate simulation of this is not an easy thing. First - Ring Oscillator VCO or LC VCO? |
Title: Re: question about PLL jitter Post by semitao on Nov 2nd, 2006, 9:03pm Ring VCO I am puzzled with how to select the charge pump current. As we know, the higher values of charge pump current lead to lower output phase noise. But the large current is limited by how large of capacitor values can be realized in the the loop filter implementation. So, I have to decrease my pump current to get smaller capacitor, but I can't simulate the phase noise of detector to check the effect of new pump current. What can I do? |
Title: Re: question about PLL jitter Post by hchanda on Nov 2nd, 2006, 11:24pm Why do you need to reduce the capacitor if you are increasing the chargepump current? I did not follow your explaination. |
Title: Re: question about PLL jitter Post by semitao on Nov 5th, 2006, 5:49pm Hi hchanda, I want to decrease the chargepump current to reduce my capacitor. my capacitor is 108pF, it's too large for my layout. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |