The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design >> Mixed-Signal Design >> Digital PLL jitter performance https://designers-guide.org/forum/YaBB.pl?num=1165599193 Message started by adesign on Dec 8th, 2006, 9:33am |
Title: Digital PLL jitter performance Post by adesign on Dec 8th, 2006, 9:33am Dear all, I'm designing a DPLL, with DCO frequency to PFD frequency ratio as 20000. With this high value of feedback divider value what would be the DPLL jitter performance and what changes should I do to improve that. I'm planning to use 14-bit synchronous frequency divider in the feedback path. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |