The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design >> Mixed-Signal Design >> PLL verification strategy (building blocks) https://designers-guide.org/forum/YaBB.pl?num=1167304949 Message started by Visjnoe on Dec 28th, 2006, 3:22am |
Title: PLL verification strategy (building blocks) Post by Visjnoe on Dec 28th, 2006, 3:22am Hello, I would like to obtain some feedback on my current simulation set-up of the building blocks of an integer-N PLL (phase noise is out of the picture for now). Focus is on the correct simulation set-up and assessment of correct performance over PVT... Any comment/feedback is very welcome on missing items and/or mistakes in my simulation approach. I'm especially uncertain about the PFD/CP simulations... 1. PFD
2. CP
3. Divider
4. VCO
5. LF
Thanks in advance! Visjnoe |
Title: Re: PLL verification strategy (building blocks) Post by ywguo on Dec 28th, 2006, 10:24pm Hi, Visjnoe, Simulate PFD and CP together. Present REF and Feedback clock w/o phase error and verify the charge pump has not deadzone. Why is the PFD gain is VDD/(2*PI)? BG Yawei |
Title: Re: PLL verification strategy (building blocks) Post by Visjnoe on Dec 29th, 2006, 3:44am Hello, normally, the PFD has a linear output characteristic with slope VDD/(2*PI): this is because the average voltage output for zero phase offset equals zero and the average voltage output for 2*PI rad phase offset equals VDD (supply voltage of the PFD). Thus, the slope of this curve (~ gain of the PFD) equals VDD/(2*PI) On the PFD/CP verification: any comments on the other simulations? Concerning the deadzone: do you visually inspect all curves? As I think about it, checking the first/second derivative of the transfer curve should also reveal the deadzone, namely there's a sharp discontinuity where it starts -> this could be checked automatically then. Kind Regards Visjnoe |
Title: Re: PLL verification strategy (building blocks) Post by emad on Jan 1st, 2007, 12:22am Checking the derivatives of the PFD/CP curves is a robust method to check dead zone. |
Title: Re: PLL verification strategy (building blocks) Post by ywguo on Jan 11th, 2007, 11:25pm Hi, Visjnoe, For a PFD used in a charge-pump PLL, the gain of the PFD (Kp) has not a VDD term in its numerator. On William F. Egan's Frequency Synthesis by Phase Lock, 2nd ed., the author gives a very good description about Kp. Quote:
Obviously, the gain of the PFD is proportional to the charge pump pulse current, not VDD. Thanks Yawei |
Title: Re: PLL verification strategy (building blocks) Post by Visjnoe on Jan 12th, 2007, 12:22am Dear Yawei, for the PFD/CP combination, I agree that the gain is given by what you state. However, for a standalone three-state PFD: 1. the average voltage output at zero rad phase offset equals 0V. 2. the average voltage output for 2PI rad phase offset equals VDD (supply voltage of the PFD) Assuming the PFD to be linear, the gain of the PFD is thus given by VDD/2PI (derivative of the transfer curve). Kind Regards Peter |
Title: Re: PLL verification strategy (building blocks) Post by loose-electron on Feb 1st, 2007, 3:13pm Some good points made above on deadbanding. Also - == Add impedances in the power and ground paths, noise injection on both power and ground rails, and run jitter analysis on that. == Take a careful look at the charge injection of the CP steering transistors. == Try and keep the loop filter inside the chip, if you come outside on this node, figure out the noise coupling ionto the bond pad, the variation between internal and external ground and add them into the simulation. After that, you will find a way to keep it inside. == Local regulation of power (internal Vreg) is generally a "got to have" in noisy mixed signal environements. Too many PLL's get analyzed to death and then you get bitten by all the noise and cross coupling of the applications environemnt. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |