The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl
Design Languages >> Verilog-AMS >> Specifying verilog library
https://designers-guide.org/forum/YaBB.pl?num=1180637174

Message started by rajdeep on May 31st, 2007, 11:46am

Title: Specifying verilog library
Post by rajdeep on May 31st, 2007, 11:46am

Hello all,

I'm trying to run a mixed signal simulation from command line.
I have been using commands like ncvlog, ncelab and ncsim as given in the verilog-AMS LRM.
I need to use a verilog library which has functionalities of all the basic gates defined. But I'm not sure
where to specify it! Currently I'm compiling all these library files as other design modules.
But is it the correct way? Since, I'm defining a library, shouldn't I specify it in cds.lib or may be hdl.var?

Another problem is that modules which have subcircuit definition only are not picking up these verilog libraries for the logic gates, instantiated in them. How can I make the simulator understand that the logic gates' verilog views are compiled..use that.
Remember, I'm trying to do all these from command line. I was able to do all these using config view. But how to do the same using ncsim?

Rajdeep

The Designer's Guide Community Forum » Powered by YaBB 2.2.2!
YaBB © 2000-2008. All Rights Reserved.