The Designer's Guide Community Forum
https://designers-guide.org/forum/YaBB.pl Design >> RF Design >> Problem when simulate S-para for K factor https://designers-guide.org/forum/YaBB.pl?num=1189132813 Message started by asb1211 on Sep 6th, 2007, 7:40pm |
Title: Problem when simulate S-para for K factor Post by asb1211 on Sep 6th, 2007, 7:40pm Hi everyone, I am designing a logarithmic amplifier. The selected topology as in the photo attached below. The circuit include some amplifier cells, rectifiers and input/output buffer Input buffer and Amplifier cells are RF circuit obviously. Rectifiers are half RF (input) and half DC (output) Output is DC circuit. The question is when I simulate S-parameter for K-factor value, should I put the output terminal at the last amplifier cell output (point A) or at the final output (point B) or what? and what should be the terminal resistance if the answer is "at last amp cell output"? 50 Ohm or a very large value? Thanks for help in advance. ![]() |
Title: Re: Problem when simulate S-para for K factor Post by pancho_hideboo on Sep 11th, 2007, 3:15am Hi. Generally a stability of log envelope amplifier is dominated by cascaded limitter amplifier stage. So first you should measure S-parameter with A as output. If you do small signal s-parameter simulation, you can set any value as port impedace. |
Title: Re: Problem when simulate S-para for K factor Post by pancho_hideboo on Sep 12th, 2007, 8:28am I have correction about termination at A. If there is some parasitic feedback in limitter amplifier stage, stability could be affected by termination conditions at A. So you should set high port resistance with parallel capacitor which are expected from layout results. But I don't recommend using S-parameter method(K-factor) for evaluating stability, instead I recommend using stab analysis of Cadence Spectre or Middle Brook's Method. |
Title: Re: Problem when simulate S-para for K factor Post by asb1211 on Sep 14th, 2007, 8:02pm pancho_hideboo wrote on Sep 12th, 2007, 8:28am:
Thanks alot :) for your comments. I did tried the high-resistance port. Could you explain why shouldn't I use the S-parameter method? In my case, I am designing with ADS, what are equivalent with stab analysis or Middle Brook's method? |
Title: Re: Problem when simulate S-para for K factor Post by pancho_hideboo on Sep 16th, 2007, 1:43am http://www.designers-guide.org/Forum/YaBB.pl?num=1049348496 Insert Sprobe(short probe) into any path. About Sprobe, see ADS's manual. |
The Designer's Guide Community Forum » Powered by YaBB 2.2.2! YaBB © 2000-2008. All Rights Reserved. |